Test-Access Planning and Test Scheduling for Embedded Core-Based System Chips
نویسنده
چکیده
Explanation of the cover: The cover shows an example of an access infrastructure for a part of the Philips High Tech Campus, Eindhoven. In this thesis, test-access planning for embedded-core based system chips is addressed. The buildings in the cover can be considered as various cores in a system chip, while the roads correspond to test-access mechanisms. PROEFSCHIRFT ter verkrijging van de graad van doctor aan de Universiteit Twente, op gezag van de rector magnificus, prof.dr. Preface This thesis completes the research work that I have been doing in the field of testing of embedded-core based SOCs for past four years. It all started with my master's project here in Philips Research Laboratories, Eindhoven on the same topic. After finishing my master's project, I had several ideas in my mind in which I could easily extend the work described in the master's thesis. In 2000, when I joined the group Digital Design & Test at Philips Research Laboratories, Eindhoven, my research topic was silicon debug. Thanks to the Friday afternoon research concept, I started working on the testing of embedded-core based SOCs with in a year. Soon the ideas came down from my mind to paper and I published a couple of papers. asked me whether I would be interested in doing a Ph.D. on the same topic. At that time, due to personal reasons I did not want to move to UK and leave Philips Research. Therefore, I decided to do a Ph.D. at one of the dutch universities. Later, my group leader Ad ten Berg introduced me to my promotor Prof. Thijs Krol and assistant promotor Associate Prof. Hans Kerkhoff from the University of Twente, Enschede. I am extremely happy for having the opportunity to pursue a Ph.D. while working in a industrial research environment. Four years of continuous work resulted in this thesis. During the course of work, I had numerous pleasant moments and experiences with several friends and colleagues. Therefore, I would like to thank everybody who has supported me over the last four years. I would specially like to thank the following people. My colleague Erik Jan Marinissen for teaching me the fundamentals of core-based testing. I also thank for his constant knowledge support and encouragement throughout this research work. for fruitful discussions during the conception of the work related to hierarchical constraints.ald Vranken for their useful comments on early draft versions of various papers …
منابع مشابه
System-Chip Test Strategies - Design Automation Conference, 1998. Proceedings
A major challenge in realizing core-based system-chips is the adoption of adequate test and diagnosis strategies. this paper focuses on the current industrial practices in test strategies for system-chips. It discusses the challenges in testing embedded cores, the testing requirements for individual cores, and their test access mechanisms. It also covers the integrated test strategies for syste...
متن کاملSystem - Chip Test Strategies
A major challenge in realizing core-based system-chips is the adoption of adequate test and diagnosis strategies. this paper focuses on the current industrial practices in test strategies for system-chips. It discusses the challenges in testing embedded cores, the testing requirements for individual cores, and their test access mechanisms. It also covers the integrated test strategies for syste...
متن کاملRecent Advances in Test Planning for Modular Testing of Core-Based SOCs
Test planning for core-based system-on-a-chip (SOC) designs is necessary to reduce testing time and test cost. In this paper, we survey recent advances in test planning that address the problems of test access and constrained test scheduling for core-based SOCs. We describe several test access architectures proposed by research groups in industry and academia, as well as a wide range of methodo...
متن کاملTest Design and Optimization for Multiple Core Systems- On-a-Chip using Genetic Algorithm
Core based design has become the de-facto design style for many VLSI design houses, as it facilitates design reuse, import of specialized expertise from external vendors and leads to a more streamlined design flow. Pre-designed cores and reusable modules are popularly used in the design of large and complex Systems-on-aChip (SOC). Embedded cores such as processors, custom application-specific i...
متن کاملDynamically Partitioned Test Scheduling for SoCs Under Power Constraints
Test scheduling increases parallelism of test application and reduces the test cost. In this paper, we present a novel scheduling algorithm for testing embedded core-based System-on-Chips. Given a system integrated with a set of cores and a set of test resources, we construct a set of power constrained concurrent test sets from a power-constrained test compatibility graph (P-TCG). Furthermore, ...
متن کامل